Papertronics: Multigate paper transistor for multifunction applications
نویسندگان
چکیده
منابع مشابه
Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications
This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...
متن کاملMOS Transistor Mismatch for High Accuracy Applications
In this paper the matching behaviour of MOS transistors is analyzed for the realization of an intrinsic– accuracy 14 bit current–steering D/A–converter. It is well known that the area of a MOS transistor is inversely proportional to the mismatch (Pelgrom mismatch model), related through a technology constant. Also the influence of metal coverage on the mismatch of MOS transistors has been repor...
متن کاملPermeable gate Transistor for digital Printing Applications
A novel permeable gate transistor was designed for use in high-resolution, high-voltage transistor backplanes for digital printing applications. While standard designs for digital xerography require thinfilm transistors (TFTs) capable of switching over 5001500V, with this improvement, TFTs would only be required to switch over 5V, improving resolution and ease of manufacturing. Conducting polym...
متن کاملSingle Electron Transistor: Applications & Problems
The goal of this paper is to review in brief the basic physics of nanoelectronic device single-electron transistor [SET] as well as prospective applications and problems in their applications. SET functioning based on the controllable transfer of single electrons between small conducting "islands". The device properties dominated by the quantum mechanical properties of matter and provide new ch...
متن کاملMultifunction Architectures for RNS Processors
Novel very large-scale integration architectures and a design methodology for adder-based residue number system (RNS) processors are presented in this paper. The new architectures compute residues for more than one modulus either serially or in parallel, while their use can increase the resource utilization in a processor. Complexity is reduced by sharing common intermediate results among the v...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Applied Materials Today
سال: 2018
ISSN: 2352-9407
DOI: 10.1016/j.apmt.2018.07.002